Instruction with same mnemonic but different encoding
Is there any way in llvm where the
assembler can handle instructions with same name mnemonics but with
different encodings? when there is slight change in the architecture. I
came across the suggestion to use different decodernamespace but that
doesn't seem to work. Please guide.