Instruction with same mnemonic but different encoding

classic Classic list List threaded Threaded
1 message Options
Reply | Threaded
Open this post in threaded view
|

Instruction with same mnemonic but different encoding

Дилян Палаузов via cfe-dev
Hi all,

Is there any way in llvm where the assembler  can handle instructions with same name mnemonics but with different encodings? when there is slight change in the architecture. I came across the suggestion to use different decodernamespace but that doesn't seem to work. Please guide.

Thanks,
Siddharth

_______________________________________________
cfe-dev mailing list
[hidden email]
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-dev